|
|
c5e9cfac44
|
Parse instruction function
|
2025-02-14 13:09:18 +07:00 |
|
|
|
021c4573fa
|
ADD instruction sign extension bit handled and deleting old code
|
2024-01-17 00:51:55 +07:00 |
|
|
|
26c07aee61
|
Types and instruction specifications moved to decode.h
|
2024-01-16 21:46:41 +07:00 |
|
|
|
a0ed11416e
|
Instruction parser finished for MOV instructions with corner cases handled
|
2024-01-16 21:44:03 +07:00 |
|
|
|
ca0742de3c
|
WIP Refactor: Instruction parsing, decoding and printing split
|
2024-01-16 18:27:19 +07:00 |
|
|
|
8497316768
|
WIP Refactor: Instruction parser now works and basic decoding in place
|
2024-01-16 10:12:44 +07:00 |
|
|
|
4754a8cd4c
|
WIP Refactor: Instruction parser using a struct
|
2024-01-16 10:12:17 +07:00 |
|
|
|
20d1aed742
|
mov_inst and add_inst procedures to avoid too much nesting
|
2024-01-15 20:16:01 +07:00 |
|
|
|
08753ea330
|
Immediate to register/memory conditionals condensed
|
2024-01-15 12:42:54 +07:00 |
|
|
|
5b2542b0dd
|
Direct Address special case added(MOD 0 R/M 110)
|
2024-01-15 12:30:42 +07:00 |
|
|
|
2a92f04836
|
Bug: Cast to i16 was failing, casted unsigned char to sbyte before promoting
|
2024-01-15 11:59:51 +07:00 |
|
|
|
094733ee70
|
MOV inst conditional branching cleaned up considerably, cause god it was ugly
|
2024-01-15 10:45:08 +07:00 |
|
|
|
9f7e371a49
|
Part01-02: Immedate to register/memory wip, moved EAC from r/m map to function
|
2024-01-14 11:37:37 +07:00 |
|
|
|
3b6381f981
|
Part01-02: More mov instructions being handled
|
2024-01-13 22:18:26 +07:00 |
|
|
|
6066e930db
|
Part01-01: Listing 38 with multiple mov instructions now working
|
2024-01-13 15:51:51 +07:00 |
|
|
|
285b54e95f
|
Struct Register added to have a proper abstraction
|
2024-01-13 10:47:06 +07:00 |
|
|
|
a0157a0759
|
Part01-01: Project setup and basic decoding
|
2024-01-12 22:28:10 +07:00 |
|
